



**BANGALORE INSTITUTE OF TECHNOLOGY**

**K.R Road, V.V pura, Bengaluru - 560004**

**CENTER OF EXCELLENCE IN EDA**

**IEEE BIT STUDENT BRANCH**

**in association with**

**IEEE CEDA STUDENT CHAPTER**

**presents**

**VERILOG HDL TEST**

**FOR**

**Compiler design  
workshop and project**

Details regarding test is  
mentioned in Google form



**8th June**

**Contact Info-  
Skanda R-8867070040**

**Dr. Jalaja S**  
IEEE BIT SB Counsellor

**Dr. J Prakash**  
Vice Principal, BIT

**Dr. Aswath M U**  
Principal, BIT