DAYANANDA SAGAR COLLEGE OF ENGINEERING

Shavige Malleshwara Hills, Kumaraswamy Layout, Bangalore-560078

An Autonomous Institute affiliated to VTU, Approved by AICTE &ISO 9001: 2008 Certified)

Accredited by National Assessment & Accreditation Council (NAAC) with 'A' Grade

Department of Electronics and Communication Engineering IEEE-CEDA DSCE CHAPTER

Report

Tech Talk: "PCB Design: Best practices for High-performance and Reliability"

Date: 15th November, 2024



Mr. Likith Krishna was introduced by the CEDA Student Chair and a briefing of the session was given by the CEDA-DSCE Faculty Advisor, Dr. P. Vimala.

The session was about the fundamentals of PCB Design and the tools required to achieve performance in academia and industry, respectively.


Covering the concepts required and the design steps, the rules or guidelines for a variety of parameters: Power requirements, Thermal estimation, I2C margin, IO timing, Single Ended Margin, Differential Margin and Impedance over Frequency for different power rails to keep in mind while designing PCBs as such.

Some of the crucial steps like Board Stack-up, Component placement and Board layout were explained in adequate detail. He also took up issues like Electromagnetic Interference (EMI) and how to mitigate them using Filtering techniques and Layout strategies.



Likith also took questions from the audience and had an interactive exchange of words and how to work better in industry-based projects. The session started at 11:20am with the student crowd of 29.





A token of appreciation and gratitude was presented to Mr. Krishna from the IEEE CEDA-DSCE Chapter. The session was concluded with a Vote of Thanks from the CEDA-DSCE Faculty Advisor.





