

AI, EDA and Disruptive Innovation

CEDA Distinguished Lecture
June 25, 2024

Andrew B. Kahng UCSD CSE and ECE Departments

abk@ucsd.edu

https://vlsicad.ucsd.edu



Takeaways

- EDA = optimization + automation holds main levers for scaling
- - Action: curated data + domain knowledge, culture (rewards, badges, ...)
- AI/ML in EDA is difficult: optimization QOR, data needs, ML opsi
 - Action: baselines, replication in the open
 - Action: high-value target selection
- Innovation beyond a "toy": shared, sustained, patient efforts
 - Action: infrastructure with professional staff, longer-term support horizons
- Proxies have gaps need coordination to close these!
 - Action: Design enablement: PDK scalers, foundation IP, calibrations
 - Action: Design tools: formal and physical verifications; DFT; HLS-PS-LS
 - Action: Stackable multiphysics solvers, compact models
- Optimization: many rich vistas + can race faster in the open



Agenda

EDA and Scaling




Scaling

- Scaling = getting better results with less resources
 - People, money, time, energy, area, ...
 - Moore's Law: 1 week = 1%




Scaling is **Design-Based**



Mark Papermaster, keynote, Design Automation Conference, July 2022



Barriers: Cost, Expertise, Risk







Design Scaling = EDA Scaling

- Scaling = getting better results with less resources
 - People, money, time, energy, area, ...
 - Moore's Law: 1 week = 1%

- Design scaling requires EDA scaling
 - More designers and designs

 more EDA engineers
 - Differentiated design capability
 bespoke EDA

Must scale design, EDA and people



EDA = Automation, Optimization for Design

- A supplier industry to the semiconductor, electronics industries
- An enabling technology for creation of new IC products
- The core challenge of EDA and IC design: OPTIMIZATION
 - O(year) for a new chip
 - O(weeks) for synthesis, place-and-route, opt "flow"
 - Optimization: best-possible End s.t. resource bounds

Flow **Start** Resource "box": Compute x Licenses × People x Weeks Flow End

EDA = huge, high-stakes, intractable optimizations



Takeaways

• EDA = optimization + automation holds main levers for scaling



Agenda

- EDA and Scaling
- Al and EDA: Looking Back



ASP-DAC 2018

New Directions for Learning-Based IC Design Tools and Methodologies

ASP-DAC 2018 Session 5A

Andrew B. Kahng **CSE and ECE Departments UC San Diego**

http://vlsicad.ucsd.edu/~abk/ abk@ucsd.edu

Quality, Schedule, and Cost: Design Technology and the Last Semiconductor Scaling Levers

Andrew B. Kahng **CSE and ECE Departments UC San Diego**

http://vlsicad.ucsd.edu





ASP-DAC 2018 Keynote

- ML = scaling: modeling + prediction; optimization objectives
- ML = Foundation #1 for "Last Levers" of scaling

Machine Learning Gives Us Scaling!

- High-value opportunities in and around EDA
- Modeling and Prediction
 - Predict tool outcome = F(design, cons
 - How to run tool "optimally" for given design
 - Avoid "failed runs" → reduce iterations in de
 - Dream: one-pass design flow
 - Model analysis errors (crude vs. golde
 - Reduced guardbands and pessimism → be
- Optimization (ML models = objective
 - Better use of resources (tools, schedum
 - Project-level prediction, adaptive sche
- Today: the major focus for IC in
 - U.S. DARPA IDEA program: automa



Takeaways

- Quality, Schedule, Cost are "the last levers for semiconductor scaling"
 - Accessibility of hardware / semiconductor design
 - Continue semiconductor value trajectory (for a while longer)
- Foundation #1: machine learning in, around EDA
 - Pervasive ML → Drive down iterations, margins
 - Cloud-targeted, large-scale optimizations → drive down TAT
- Foundation #2: open-source EDA
 - Will a "Linux of EDA" be possible this time around?
- Foundation #3: partitioning and cloud EDA
 - Also part of schedule reduction
- Design Capability Gap is a crisis for the industry
 - Need all hands on deck!


ASP-DAC 2018 Invited: Learning-Based EDA

- ML EDA opportunities: modeling, prediction, correlation
- Challenges: technology and industry

Opportunities

- Reduce schedule, optimize resource usage
 - Better downstream prediction → fever iterations
 - Models of TAT and uncertainty → be
- Improve design QoR
 - Analysis correlation → reduced desi
 - Downstream flow prediction → more
- "No human in the loop" IC des

Sampled Frequency vs. Iter




Challenges

- Technology challenges
 - "Small data" problem alongside "big data" problem
 - Huge implementation space, difficult parameter identification
 - Complicated by tool versions, design versions, technology changes (pictures of cats and trees don't change every year)
 - Possibly helpful: EDA folks know what's in their tools!
- Industry challenges
 - Who (fabless, EDA or foundry) will drive ML into design enablements and production flows?
 - How will models be standardized and (partially) shared?
 - EDA {doesn't like to, doesn't know how to} model itself
 - Depend on customers and data to understand needs
 - Is reduction of design schedule and resource good for EDA?
- Can we realize "METRICS"? http://vlsicad.ucsd.edu/GSRC/metrics





ASP-DAC 2018 Both Talks





Since 2018 ...

- Successes (many were low-hanging fruits)
 - Simple physics by regression: timing across corners, EM/IR, ...
 - Black-box hyperparameter search: Cerebrus, DSO.ai
 - Use of ML for early hints and ballpark starting points
- Disappointments (many are unsurprising)
 - Tool silos are more closed (but with data platforms such as JedAl)
 - No prospect of companies sharing data, or of public foundation models
 - Costs (#machines, #licenses, #training/learning passes, ...)
- Surprises
 - Rush to LLMs and Generative AI train, debug, testbench, copilot, manpages, ...
 - Near-total sway of (EDA) Suppliers in ecosystem
- Challenges and Limits of ML in EDA are real
 - Optimization QOR
 - Data
 - Scalability
 - Generalization
 - Validation

Cost



Messages

- EDA = optimization + automation = the main levers for scaling
- Closed AI/ML platforms

 academia must enable itself
 - Action: curated data, domain knowledge
- AI/ML is difficult optimization QOR, data needs, ML opsi
 - Action: baselines, replication in the open
 - Action: high-value target selection



Agenda

- EDA and Scaling
- Al and EDA: Looking Back
- Innovation



Innovation

"implementation of creative ideas in an economic setting"

- Not the same as creativity or invention
- Requires innovators (people)
- Requires the right conditions



Disruptive Innovation Christensen, The Innovator's Dilemma, 1987

Two entry points:

Low-end markets (needs are exceeded)


I don't need a 3nm-capable P&R tool

New markets (needs are unserved)

I need a 3D chiplet integration planning tool

Trajectory of disruption

- Initial package of attributes is not valued by existing customers
- But, the attributes that existing customers value improve rapidly ...



"The next big thing always starts out dismissed as a toy" - Chris Dixon, 2010




High end

Agenda

- EDA and Scaling
- Al and EDA: Looking Back
- Innovation
- Paths Forward
 - Infrastructure for learning



60 Years Ago: 1st SHARE DA Workshop, 1964



SHARE = Society to Help Avoid **Redundant Effort**










CircuitOps: ML-friendly data representation format within OpenROAD

pandas.DataFrame features



ASP-DAC 2024 Tutorial #8


CircuitOps and OpenROAD: Unleashing ML EDA for Research and Education Andrew B. Kahng, UCSD Vidya A. Chhabria, ASU Bing-Yue Wu, ASU

ML/RL algorithms integrated within OpenROAD

VTS-2024 paper

OpenROAD and CircuitOps: Infrastructure for ML EDA Research and Education Vidya A. Chhabria¹, Wenjing Jiang², Andrew B. Kahng³, Rongjian Liang⁴, Haoxing Ren4, Sachin S. Sapatnekar2, and *Bing-Yue Wu1 ¹Arizona State University; ²University of Minnesota; ³University of California, San Diego; ⁴NVIDIA Corporation

SLICE: Shared Infrastructure for ML EDA



- MLCAD-2023 invited talk, Prof. Jiang Hu, Texas A&M University.
- <u>SLICE website</u>: A one-stop shop for ML EDA infrastructure, with pointers to datasets, EDA tool flows, contests, and proxy PDKs.
- NSF Workshop on Shared Infrastructure for Machine Learning EDA, March 2023.



Takeaways

- EDA = optimization + automation holds main levers for scaling
- - Action: curated data + domain knowledge, culture (rewards, badges, ...)
- AI/ML in EDA is difficult: optimization QOR, data needs, ML ops
 - Action: baselines, replication in the open
 - Action: high-value target selection
- Innovation beyond a "toy": shared, sustained, patient efforts
 - Action: infrastructure with professional staff, longer-term support horizons




Agenda

- EDA and Scaling
- Al and EDA: Looking Back
- Innovation
- Paths Forward
 - Infrastructure for learning
 - Barriers to data □ proxies



Barriers Demand Proxies

If it is not sharable, need a proxy!




ICCAD22 talk on "A Mixed Open-Source and Proprietary EDA Commons for ..."



Proxy PDK

UCSD

- If it is not sharable, need a proxy!
 - PDK: ASAP7/5 + scaling, autotuning



Scaled Param	RVT	LVT	SLVT
Delay	-0.40	-0.39	-0.23
Internal Power	-0.27	-0.28	-0.24
Setup/Hold Time	-0.08	-0.35	-0.09
Input Pin Cap	+0.31	+0.46	+0.30
BEOL Cap	-0.52		
BEOL Res	-0.45		

- Power v. Effective CP hockey stick
 - Foundry 7nm in Gray
 - Autotuned ASAP7 in Orange
 - BEOL RC and cell-level tuning params
 - Autotuning (Ray/Tune) achieves ~2.3% loss = MAPE of power, fmax errors at 9 target CP values

Scripts are open-sourced in IEEE CEDA DATC RDF-2023 https://github.com/ieee-ceda-datc/RDF-2023

Proxy Enablement

If it is not sharable, need a proxy!


PDK: ASAP7/5 + scaling, autotuning

Enablement: PROBE3.0++

Scripts are open-sourced:

https://github.com/ABKGroup/PROBE3.0

https://github.com/ieee-ceda-datc/RDF-2023






Proxy Designs


- If it is not sharable, need a proxy!
 - PDK: ASAP7/5 + scaling, autotuning
 - Enablement: PROBE3.0++
 - Designs: PULP, Chipyard, ANG

By 2030, Synthetic Data Will Completely Overshadow Real Data in Al Models



https://www.forbes.com/sites/robtoews/2022/06/12/synthetic-data-isabout-to-transform-artificial-intelligence

- Real chip design data: sparse, expensive
 - Artificial data can save cost, improve quality
- IDFA: small artificial netlist ~ "mini-brain"
 - Cf. high-throughput drug discovery
 - flow is 15-20x faster 10x smaller \square Large target design (288k instances)



Artificial design (28k instances)







750175 C

Artificial Netlist for PPA Matching

- Artificial netlist that matches relevant PPA behavior of target netlist stays clear of IP issues, helps STCO/DTCO exploration at scale
- Current focus: Size reduction + "ANG2.0" + Autotuning
 - Faster technology evaluation: 10X smaller artificial design 15-20X smaller P&R runtime
 - Research on generator knobs, autotuning loss functions, validations ...
 - Continuum: {ROs, Critical Path models}
 [mini-brains]
 [Arm CPUs, massive DTCO/STCO \$\$\$}








A. B. Karl 40625 IEEE CEDA Distinguished Lecture 30

Artificial Netlist for Flow Exploration

- High value: finding 'optimal' flow hyperparameters
 - Big, real design incurs substantial costs: TAT, compute+licenses, human effort
- Freedom = Use a small artificial netlist (mini-brain) to find an 'optimal' flow for a target large netlist (big-brain)
 - Can do this IF the Pareto front of flow options for the minibrain correspond to those of the big-brain





Proxy Tools

- If it is not sharable, need a proxy!
 - PDK: ASAP7/5 + scaling, autotuning
 - Enablement: PROBE3.0++
 - Designs: PULP, Chipyard, ANG
 - Tools: OpenROAD, iEDA, Verilator ...



- Clarity: Leading edge and baselines become visible and well-defined
 - Commercial FDA license terms: tools cannot be benchmarked.
- Better science: Advances are reproducible and reusable
 - Avoid controversy that wastes time and energy
 mature research culture
- Efficiency and velocity: Less reinventing of wheels advances faster and is more attractive
 - Students today waste months on reconstruction, reimplementation




Zeitgeist of Openness: Worldwide Investment





CUHK EDA















iPD: An Open-source intelligent Physical Design Toolchain



iEDA: An Open-source Infrastructure of EDA

Xingquan Li, Zengrong Huang, Simin Tao, Zhipeng Huang, Chunan Zhuang, Hao Wang, Yifan Li, Yihang Qiu, Guojie Luo, Huawei Li, Haihua Shen, Mingyu Chen, Dongbo Bu, Wenxing Zhu, Ye Cai, Xiaoming Xiong, Ying Jian, Yi Heng, Peng Zhang, Bei Yu, Biwei Xie, Yungang Bao

Jan. 23 2024

























https://www.nsfc.gov.cn/publish/portal0/tab434/info92532.htm China National NSF program announcement on **EDA for chiplets** (April 2024): 8 topics specify open-sourcing of results!



Zeitgeist of Openness: EU Open Letter

Importance of Open-Source EDA Tools for Academia

Open Letter on European Strategic and Funding Directions

To Whom It May Concern

March 8, 2024

Initial Signatories

Luca Benini, University of Bologna, Italy & ETH Zürich, Switzerland, Professor, Lead of the RISC-V PULP platform

Giovanni De Micheli, École Polytechnique Fédérale de Lausanne (EPFL), Switzerland, Professor and Director LSI lab

Marie-Minerve Louërat, Sorbonne University, France, Research Scientist, Coriolis Foundation hosted by CNRS Foundation

Harald Pretl, Johannes Kepler University Linz, Austria, Professor, Maintainer of IIC-OSIC-TOOLS

Stefan Wallentowitz, Hochschule München University of Applied Sciences, Germany, *Professor*, Director at FOSSi Foundation & Director at RISC-V

Signatories (499)



https://open-source-eda-birds-of-a-feather.github.io/

Open-Source EDA Birds-of-a-Feather Session at DAC 2024

Tuesday, June 25, 2024 6:30pm-9:30pm, Moscone West, Room 3001

The "Open-Source EDA, Data and Collaboration Summit" Birds-of-a-Feather session is the fifth in a series that began with the DAC 2018, 2019, 2022 and 2023 Open-Source Academic EDA Software Birds-of-a-Feather sessions. These sessions include a number of participants who also attend the WOSET workshop. This session at DAC 2024 serves as an informal meeting point for anyone who

would like to hear or share ideas or latest updates on the following topics:

- 1. The global ecosystem and landscape of open-source EDA tools and industrial usage
- 2. The use of open-source EDA tools for Education and Workforce Development
- 3. Applications and Data for AI/ML-boosted EDA and design
- 4. Benchmarks, benchmarking and research practices as enabled by open source
- 5. Community goals, principles and practices for the worldwide open-source EDA community goals, principles and practices for the worldwide open-source EDA community goals, principles and practices for the worldwide open-source EDA community goals, principles and practices for the worldwide open-source EDA community goals, principles and practices for the worldwide open-source EDA community goals, principles and practices for the worldwide open-source EDA community goals, principles and practices for the worldwide open-source EDA community goals, principles and practices for the worldwide open-source EDA community goals, principles and practices for the worldwide open-source EDA community goals.





Takeaways

- EDA = optimization + automation holds main levers for scaling
- - Action: curated data + domain knowledge, culture (rewards, badges, ...)
- AI/ML in EDA is difficult: optimization QOR, data needs, ML ops
 - Action: baselines, replication in the open
 - Action: high-value target selection
- Innovation beyond a "toy": shared, sustained, patient efforts
 - Action: infrastructure with professional staff, longer-term support horizons
- Proxies have gaps need coordination to close these!
 - Action: Design enablement: PDK scalers, foundation IP, calibrations
 - Action: Design tools: formal and physical verifications; DFT; HLS-PS-LS
 - Action: Stackable Multiphysics, solvers, compact models !!!




Agenda

- EDA and Scaling
- Al and EDA: Looking Back
- Innovation
- Paths Forward
 - Infrastructure for learning
 - Barriers to data □ proxies
 - Renewed attacks on optimization




IC Design and EDA = Optimization





Optimization: Faster, Better and Cheaper ?!?

- "Faster, Better, Cheaper pick any two" (it's the law!)
- Question: Can open-source EDA give us all three at once?







1. Chaos: GF12 AES (Synthesis)

Variation of metrics: $100 \times$


Variation of Effective CP: 3.4%




Variation of Cell Area: 11%



Variation of Leakage Power: 38%



Variation of Total Power: 11%




A. B. Kaliffettine 5046 Election dti (psi) shed Lecture 40




Chaos: GF12 AES (Place-and-Route)


Input netlists are synthesized with SDC clock periods of 278, 279, 280, 281, and 282ps




Variation of Total Cell Area: 9%



Variation of Wirelength: 9%




Variation of Total Power: 9%



A. B. K Effige C1400e26 | DEK (PERTICO) | S(105)) ished Lecture 41

2. Early Design Space Exploration (Arch, RTL)


- Can we better explore architecture, RTL, and SoC floorplan design spaces?
 - Ideal: ultra-fast, yet match actual implementation
- Hier-RTLMP (src/mpl2 in OpenROAD): RTL- and dataflow-driven, human expert-like results (arXiv)






Hier-RTLMP vs. Commercial Macro Placer

TABLA01 (GF12) 760 macros



Hier-RTLMP (postRoute)





Commercial Macro Placer (postRoute)


Macro Placer	Std Cell Area (mm^2)	Power (mW)	WNS (ns)	TNS (ns)
Hier-RTLMP	0.160	640	-0.085	-0.417
Comm	0.165	689	-0.370	-92.246



3. Dataflow-Aware GPU-Accelerated RePIAce







OpenROAD RePlAce

DREAMPlace

DG-RePlAce

Global Placer	WL	Power	WNS	TNS	GP (s)	TAT (s)
RePIAce	1.00	1.00	-0.123	-108.15	387	653
DREAMPlace	0.92	0.98	-0.023	-2.623	61	88
DG-RePIAce	0.90	0.97	-0.014	-0.078	32	200

Testcase: BlackParrot RISC-V (Quad-Core) (evaluator: INVS 21.1) (827K stdcells, 196 macros in GF12LP)




Speed Enables Autotuning (NVIDIA AutoDMP)

Step 1: Specify hyperparameters

Hyperparameters (specified in configspace.json)

- coarsening_ratio: range = [6, 20], type = int
- max_num_level: range = [1, 2], type = int
- virtual_iter: range = [1, 8], type = int
- num_hops: range = [1, 8], type = int
- halo_width: range = [1.0, 3.0], type = float
- target_density: range = [0.5, 0.8], type = float





Demo: swerv_wrapper (NG45)


Post-route layout of RUN_ID = 14

A tota	l of 29 unique	configurations	s were sampled.					
A tota	l of 29 runs	were executed.	150					
The ru	The run took 10548.9 seconds to complete.							
# Pare	to-optimal poi	ints = 9	All the section is					
1 - 1	rsmt congestion density							
j:j	:	:	:					
 6 	1.07373e+07	70.18	0.631724					
11	1.10367e+07	66.1	0.503092					
14	1.09998e+07	69.44	0.508124					
17	1.08384e+07	70.97	0.554149					
18	1.07772e+07	68.33	0.581476					
22	1.08833e+07	69.77	0.558474					
25	1.08008e+07	64.91	0.563338					
26	1.07329e+07	68.42	0.68759					
27	1.08633e+07	77.63	0.550306					
Pareto	candidates:		9 2					
1 - 1	rsmt	congestion	density					
:	:	:	:					
14	1.09998e+07	69.44	0.508124					
17	1.08384e+07	70.97	0.554149					
18	1.07772e+07	68.33	0.581476					
26	1.07329e+07	68.42	0.68759					
j 27 j	1.08633e+07	77.63	0.550306					

RUN_ID	WL	Power	WNS	TNS
default	0.90	0.972	-0.014	-0.078_
14	0.86	0.967	-0.002	-0.007
17	0.85	0.971	-0.014	-1.048
18	0.86	0.968	-0.012	-0.216
26	0.85	0.969	-0.027	-1.794
27	0.86	0.970	-0.007	-0.139
	14 17 18 26	default 0.90 14 0.86 17 0.85 18 0.86 26 0.85	default 0.90 0.972 14 0.86 0.967 17 0.85 0.971 18 0.86 0.968 26 0.85 0.969	default 0.90 0.972 -0.014 14 0.86 0.967 -0.002 17 0.85 0.971 -0.014 18 0.86 0.968 -0.012 26 0.85 0.969 -0.027

Step 3: Run INVS P&R for Pareto candidates


4. More Data in Same Walltime: "Tomography"



- Idea: Many images / views can be taken in unit time
- Congestion report using Innovus eGR: < 1 second
 - Detailed Routing runtime: 1.5 hours
- Example of "ML magic" at interstices (place route)




Routing Blockage Generation: Human vs. ML



- Human runs DRoute, ECO Route many times
- Tomography uses postCTS eGR features
 - DRVNet model predicts layer-wise routing blockage regions
 - BlkgComp model predicts better blockage configuration
 - Better results in much less time

UCSD




Human vs. Tomography

- Layer-wise blockages generated using Tomography
 - Similar or better than Human while not using any post-route result
 - Human takes at least one extra iteration of post-route result
 - Improves routed wirelength and power in GF12

	NOVA-NG45			CA53-GF12			
	No Blkg	Human Layer-wise	Tomography Layer-wise	No Blkg	Human Layer-wise	Tomography Layer-wise	
DRC	2,003	898	726	3,316	942	902	
WL [mm]	3,874	4,016	4,016	1.000	0.992	0.991	
WNS [ns]	-0.634	-0.752	-0.744	-0.369	-0.615	-0.454	
TNS [ns]	-419	-512	-614	-1,495	-783	-696	
Power [mW]	257.3	259.8	259.9	1.000	0.986	0.986	


Huma



Tomograph



Huma




Tomograph



A. B. Kahng, 240625 IEEE CEDA Distinguished Lecture 48

5. Openness Accelerates Progress!



Takeaways

- EDA = optimization + automation holds main levers for scaling
- - Action: curated data + domain knowledge, culture (rewards, badges, ...)
- AI/ML in EDA is difficult: optimization QOR, data needs, ML ops
 - Action: baselines, replication in the open
 - Action: high-value target selection
- Innovation beyond a "toy": shared, sustained, patient efforts
 - Action: infrastructure with professional staff, longer-term support horizons
- Proxies have gaps need coordination to close these!
 - Action: Design enablement: PDK scalers, foundation IP, calibrations
 - Action: Design tools: formal and physical verifications; DFT; HLS-PS-LS
 - Action: Stackable multiphysics compact models
- Optimization: many rich vistas + can race faster in the open




Takeaways

- EDA = optimization + automation holds main levers for scaling
- - Action: curated data + domain knowledge, culture (rewards, badges, ...)
- AI/ML in EDA is difficult: optimization QOR, data needs, ML opsi
 - Action: baselines, replication in the open
 - Action: high-value target selection
- Innovation beyond a "toy": shared, sustained, patient efforts
 - Action: infrastructure with professional staff, longer-term support horizons
- Proxies have gaps need coordination to close these!
 - Action: Design enablement: PDK scalers, foundation IP, calibrations
 - Action: Design tools: formal and physical verifications; DFT; HLS-PS-LS
 - Action: Stackable multiphysics compact models
- Optimization: many rich vistas + can race faster in the open



LLM Agents

- Long-running, increasingly complex tasks
- Code generation, planning, reasoning, tool use
- **Multimodal**
- Learning from feedback / playbooks






Agenda

- EDA and Scaling
- Al and EDA
 - Looking back to 2018
 - Looking back from 2030


Where Are We Headed?

- "ML-enabled DA", "EDA2.0" are the next waypoints in the 60+ year trajectory of design automation and scaling of design
 - + "cloud-native", "open-source", "optimizationcentric"?
- Enabled by learning and optimization technologies
- Some elements arrive before others
 - · E.g., autotuning and sampling before fair benchmarking
- Can we deliver on this picture within 5-10 years?





An Observation About "Chips Acts"





Logos and images are property of respective owners. The "skin" script was written and developed by students at UCSD; however, the underlying commands and reports are copyrighted by Cadence. We thank Cadence for granting permission to share our research to help promote and foster the next generation of innovators.

OpenROAD and LLMs: EDA Corpus

- EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROAD https://github.com/OpenROAD-Assistant/EDA-Corpus
- 1500+ datapoints of prompt-script and question-answer pairs
- Examples:

Prompt:

Give me the sample code to get a list of all the output pins of instances in a design using OpenROAD Python API.

Response:

```
# Get the current design block from the OpenROAD database
block = ord.get_db_block()
# Retrieve all instances present in the design block
insts = block.getInsts()
output_pins = []
# Iterate over each instance in the design block
for inst in insts:
  # Retrieve the pins of the instance
 pins = inst.getITerms()
    # Iterate over each pin of the instance
   for pin in pins:
      # Check if the pin is an output signal
     if pin.isOutputSignal():
       # Append the output pin to the list
       output pins.append(pin)
 eturn output pins
```

Prompt:

What is PDNGEN?

Response:

The PDNGEN module (pdn) in OpenROAD aims to simplify the process of adding a power grid into a floorplan. A user can specify a small set of power grid policies to be applied to the design, such as the layers to use, stripe width, and spacing, and then pdn will generate the actual metal straps. Power grid policies can be defined over both the standard cell area and areas occupied by macros.

Model	Prompt-script		Question-answer		
Model	True	False	True	Partial	False
ChatGPT3.5	0	50	4	17	9
ChatGPT4	3	47	6	17	7
ChatGPT3.5 fine-tuned with prompt-script	22	28	(-)	-	-
ChatGPT3.5 fine-tuned with question-answer	-	-	26	3	1





Fine-tuning ChatGPT3.5 with EDA Corpus

2018-2020: Standardized Messages


Refocusing on Optimization

- Reality of Optimization
- Better, faster, cheaper pick any two
- IC EDA: want all three at once
- "Need an answer overnight"
- "Unfortunately, the runtime of ..."
- But the world has changed ...
 - Automation, cloud, ML, GenAl, system design, multi-physics, quantifiable assurance, ...





UCSD



"Machine Learning in EDA": The Who

	EDA USER	EDA SUPPLIER	ACADEMIA
Owns Design+Flow	X		Х
Can Collect Data	X		X
Owns Tool Details		X	X
ML "inside" EDA		X	X
ML "around" EDA	X	Х	X

- Academic research: All of the pieces ... or None?
- Academic research leading edge: Pioneering, unifying force ... or Anklebiter?
 - Challenges of talent, funding, techno/design relevance, feasible scale, ...
 - Hard to not question academic research relevance and impact



2020: Whither "Machine Learning in EDA"?

"End-to-end, Deep RL"

Moving the Fulcrum:

The Bitter Lesson

EDA Users ("magicians")

EDA Suppliers ("better wands")

Point/incremental ML research

Scaling slowdown, better pathfinding

EDA Research (e.g., Opt; U+S+A)

Open-source EDA





←?

← ?

 \leftrightarrow

"Episodic ML"

Naïve **ABKGroup history** DAC/ICCAD, CDNS/SNPS, ... Everyone rolls their own Low-hanging fruits harvested Silos have limits (by definition)

- Who is going to move the fulcrum, in which directions?
 - What changes if/when "End to end, Deep RL" wins?
- How should academic research contribute to ML in EDA?



THANK YOU!

abk@ucsd.edu

https://bit.ly/abk-ai-eda-innovation-June2024



Acknowledgments: Many thanks to Sayak Kundu, Bodhisatta Pramanik, Zhiang Wang and Dooseok Yoon for their help with these slides. Past discussions with Siddhartha Nath, Igor Markov, Chuck Alpert and Ilgweon Kang are also gratefully acknowledged. Research at UCSD is partially supported by DARPA, Samsung, the C-DEN center, and gifts from Google, Intel and others.

