"An Efficient Graph Representation for Arithmetic Circuit Verification" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, Issue 12, pp. 1443-1454, December 2001