Description

To honor a person or persons for an outstanding technical contribution within the scope of electronic design automation, as evidenced by a paper published at least ten years before the presentation of the award.

Award/Recognition Menu

Prize
Funding
Presentation
Historical Background
Basis for Judging
Eligibility
Nomination Deadline
15 February (11:59 PM UTC)
Nomination Form
Sorry… This form is closed to new submissions.

2025

Recipient(s)
Title

Luca Carloni

Affiliation
Columbia University
United States of America
IEEE Region
Region 01 (Northeastern U.S.)

2024

Recipient(s)
Title

Mircea Stan

Affiliation
University of Virginia
United States of America
IEEE Region
Region 03 (Southeastern U.S.)
Affiliation
University of Massachusetts Amherst
United States of America
IEEE Region
Region 01 (Northeastern U.S.)
Paper

2023

Recipient(s)
IEEE Region
Region 08 (Africa, Europe, Middle East)

2022

Recipient(s)
Affiliation
Cecil H. Green Professor of Electrical Engineering and Computer Science and MacVicar Teaching fellow, MIT

2021

Recipient(s)
Affiliation
Synopsys
United States of America
IEEE Region
Region 06 (Western U.S.)
Affiliation
IBM Research Division, Retired
United States of America
IEEE Region
Region 01 (Northeastern U.S.)
Affiliation
IBM, Retired
United States of America
IEEE Region
Region 01 (Northeastern U.S.)
Paper

2020

Recipient(s)
Title

Luca Benini

Affiliation
Swiss Federal Institute of Technology, Zurich
Switzerland
IEEE Region
Region 08 (Africa, Europe, Middle East)
Affiliation
EPFL
Switzerland
IEEE Region
Region 08 (Africa, Europe, Middle East)
Paper

2019

Photo
2019 Newton Presentation Photo
Recipient(s)
Citation

For seminal contributions to modern VLSI placement optimization research impacting both academia and industrial practices.

VP Awards, Subhasish Mitra, Thomas W. Williams, and ACM SiGDA Chair David Pan

2018

Recipient(s)
Affiliation
PDF Solutions GmbH
Germany
IEEE Region
Region 08 (Africa, Europe, Middle East)
Citation

For seminal contributions to VLSI placement impacting academic and industrial practices.

2017

Photo
2017 Newton Presentation Photo
Recipient(s)
Affiliation
University of California, Berkeley
United States of America
IEEE Region
Region 06 (Western U.S.)
Title

Sharad Malik

Affiliation
Princeton University
United States of America
IEEE Region
Region 01 (Northeastern U.S.)
Citation

For seminal contributions to scalable Boolean satisfiability solving including locality-based search and efficient backtracking.

S. Malik, L. Zhang, and VP Awards H. Onodera

2016

2015

Recipient(s)
Affiliation
MIT
United States of America
IEEE Region
Region 01 (Northeastern U.S.)

2014

Recipient(s)
Affiliation
Stanford University
United States of America
IEEE Region
Region 06 (Western U.S.)

2013

Recipient(s)
Affiliation
Cecil H. Green Professor of Electrical Engineering and Computer Science and MacVicar Teaching fellow, MIT
Paper

2012

Recipient(s)
Paper
Citation

For advancing the theory and implementation of model order reduction for efficient circuit analysis via dominant pole/zero methods.

2011

Recipient(s)
Title

Jason Cong

Affiliation
University of California, Los Angeles
United States of America
IEEE Region
Region 06 (Western U.S.)
Paper
Citation

For pioneering work on technology mapping for FPGA (field-programmable gate array) that has made a significant impact on the FPGA research community and industry.

2010

Citation

For developing Reduced Ordered Binary Decision Diagrams forming the foundation for symbolic manipulation of logic designs with broad impacts in academia and industry.

2009

Recipient(s)
Affiliation
University of California, Berkeley
United States of America
IEEE Region
Region 06 (Western U.S.)
Paper
Citation

For seminal contributions to multilevel logic optimization impacting research, education, and industrial practice.